Introduction
This article is written with the target to eliminate new learner's most frequent questions: what's the difference between blocking assignment and non-blocking assignment?
Blocking Assignment
Blocking Assignment
always...
When design an FPGA based board, memory components are usually the must-have device. But how to select the most appropriate memory type among the large range of available choices is the first question the designer can have. First of all, I list...
Noise
Noiseis a random fluctuation in an electrical signal, a characteristic of all electronic circuits. Noise generated by electronic devices varies greatly, as it can be produced by several different effects. Thermal and shot noise are...
Users can move logic that is normally implemented with configurable logic blocks (CLB) to user-configurable input/output blocks (IOB) since FPGAs have limited logic resources in the IOBs. By moving logic from CLBs to IOBs, additional logic...
VHDL and Verilog are two main industry standard hardware description languages. It is well know that Verilog is modelled after C, and VHDL is modelled after Ada which decides they are quite different kinds of languages. This artical gives a basic...
Sequential logic
Sequential logic blocks generate the flip-flops in a design. There should be no other logic generated inside the sequential block. No delays should ever be coded into synthesizable logic, including the sequential logic block....
1. Sequential Blocks
A begin-end block is a means of grouping two or more procedural assignments together so that they act like a single group of sequential statements. Individual statements within a begin-end block are executed...
A Verilog module starts with the module keyword followed by the name of the module and the port list, which is a list of the names of all the inputs and outputs of the module. The next section contains the port declarations. module behaves...
Conventionally C++ is broadly used in high frequency trading (HFT) projects because the low development cost and good performance. However when performance is omnipotent C++ based quote stream decoding, e.g. FIX protocol is not perfect. Here...
This article will talk about how to utilise Xilinx website resource to learn Xilinx FPGA programming faster.This article will talk about how to utilise Xilinx website resource to learn Xilinx FPGA programming faster.This article will talk...
Thursday, 24 February 2011 | 1602 hits
| Read more
1. Verilog support this type of assignment.
= E;
Handel-C doesn't support, if you want to realise this operation in Handel-C, you need to do
par {
A = E[:4];
B = E[3:2];
C = E[1];
D = E[0];
}
2....
Thursday, 24 February 2011 | 1581 hits
| Read more
From Xilinx, the MCB is a dedicated embedded block multi-port memory controller that greatly simplifies the task of interfacing Spartan-6 devices to the most popular memory standards. Camparing with the equivalent IP, MCB is a kind of Hard...
Introduction
The Ethernet interface has been the most popular interface in nowadays. It evolved from Fast Ethernet (10M and 100Mb/s, Gigabit Ethernet, 10G Ethernet, to even 100G Ethernet.
This article will record how to configure the 10G...
1. what's FPGA?
Field Programmable Gate Arrays (FPGAs) are programmable semiconductor devices that are based around a matrix of configurable logic blocks (CLBs) connected via programmable interconnects. As opposed to Application...
It has been more than eight years since I started FPGA electronic system level (ESL) design. There are lots of lessons I learned during this period, I want to share the experience with you by publishing in stallment.
1. What's FPGA?
2....
I have known PlanAhead for quite a while, but never really benefit from the this powerful tool until recently I followed the official tutorials. The name of this tool --- Plan Ahead points out the meaning and function lively. One of its great...
